The source code for this blog is available on GitHub.

AlpineLogic.

Small FPGA with 64-threaded RISC-V core?!

Cover Image for Small FPGA with 64-threaded RISC-V core?!
Matthias Musch
Matthias Musch

Riadh Ben Abdelhamid a post-doc from university of Heidelberg developed the amazing Briski core. It is an FPGA implementation of a barrel core processor scaling to ridiculous numbers on large FPGA fabrics.

I took the time to port it to my BASYS3 FPGA. Naturally on such a small fabric I needed to contrain the number of cores / number of threads quite a lot. Here we have 4x4 cluster with 4 threads each. Still impressive when you think about it given that this is a quite limited FPGA.

For a demo Riadh made this nice fractal demo. Feel free to get mesmerized:

image info

You can find the code for BASYS3 here:

Link to the github repository